查询CD4078B 供应商



Data sheet acquired from Harris Semiconductor SCHS059

CMOS 8-Input NOR/OR Gate

High-Voltage Types (20-Volt Rating)


CD4078B NOR/OR Gate provides the system designer with direct implementation of the positive-logic 8-input NOR and OR functions and supplements the existing family of CMOS gates.

The CD4078B types are supplied in 14-lead dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:


Features:


- Medium-Speed Operation: tр<mark>н</mark>L, tр<mark>L</mark><mark>н = 75 ns (typ.) at V_{DD} = 10 V</mark>
- **Buffered** inputs and output
- 5-V, 10-V, and 15-V paramétric ratings
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range: 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"




CD4078B Types

	DC SUPPLY-VOLTAGE RANGE, (VDD)
-0.5V to +20V	Voltages referenced to VSS Terminal)
	INPUT VOLTAGE RANGE, ALL INPUTS
±10mA	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD):
	For T _A = -55°C to +100°C
Derate Linearity at 12mW/ ^o C to 200mW	
	DEVICE DISSIPATION PER OUTPUT TRANSISTO
GE (All Package Types) 100mW	FOR TA = FULL PACKAGE-TEMPERATURE RA
	OPERATING-TEMPERATURE RANGE (TA)
65 ^o C to +150 ^o C	STORAGE TEMPERATURE RANGE (Tsto)
t and the second s	LEAD TEMPERATURE (DURING SOLDERING):
case for 10s max+265°C	At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) fr







RECOMMENDED

OPERATING CONDITIONS


CHARACTERISTIC


(For TA Full Package

Supply-Voltage Range

For maximum reliability, nominal operating

is always within the following ranges:





(SINK)




At $T_A = 25^{\circ}C$; Input t_r , $t_f = 20 \text{ ns}$, $C_1 = 50 \text{ pF}$, $R_1 = 200 \text{k}\Omega$

Min. Max.

3

Units


CHARACTERISTIC	TEST CONDI	LIN			
		V _{DD} VOLTS	TYP.	MAX.	
Propagation Delay Time,		5	150	300	1
^t PHL, tPLH		10	75	150	ns
		15	55	110	
Transition Time, ^t THL, tTLH		5	100	200	1
		10	50	100	ns
		15	40	80	
Input Capacitance, CIN	Any Input		5	7.5	pF




characteristics.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	Vo	VIN	VDD (V)					+25			
	(V)	(V)		55	-40	+85	+125	Min.	" Тур,	Max.	
Quiescent Device	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ
Current,	-	0,10	10	0.5	0.5	15	15	-	0.01	0.5	
DD Max	-	0,15	15	1	1	30	30	-	0.01	1	
the state of the s	-	0,20	20	5	5	150	150	-	0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		1
(Sink) Current	0.5	0,10	10	1.6	1.5	11	0.9	13	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	0.42	- 0.36	~0.51	- 1		. mA
(Source)	2.5	0,5	5	-2	-18	-1.3	-1 15	-16	-32		
Current, IOH Min.	9,5	0,10	10	-16	-1.5	-11	-0.9	-1.3	-26		
	13.5	0,15	15	-4.2	- 4	-2.8	-2.4	-3.4	-68		
Output Voltage:	-	0,5	5	0.05				0	0.05		
Low Level, VOL Max.	-	0,10	10	0.05				0	0.05		
		0,15	15	0.05				0	0.05	v	
Output Voltage: * High-Level VOH Min,		0,5	5	4 95			4.95	5		, v	
		0,10	10	9.95			9,95 1	10			
	-	0.15	15	14.95			14.95	15			
Input Low Voltage, VIL Max.	0.5,4.5	<u> </u>	5	1.5			<u> </u>	-	1.5		
	1,9	_	10	3			-	—	3		
	1.5,13.5	Í	. 15	4			-	-	4	v	
Input High Voltage, VIH Min,	0.5,4.5		5	3.5			3.5	-		v	
	1,9	-	10	7				1	-	-	
	1.5,13.5	_	15	11			11	-	-		
Input Current	1997 - A	0,18	18	± 0.1	± 0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA






Ш

9205-26904

INPUT VOLTAGE (VI) - V

Fig. 9. - Typical voltage transfer charac-

teristics (NOR output).



as a function of frequency.




Fig. 11 - Quiescent-device-current test circuit.





Fig. 12 - Input current test circuit.



÷.






Fig. 14 - Dynamic power dissipation test circuit.




TERMINAL ASSIGNMENT



Dimensions and pad layout for CD4078BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated