

CMOS Strobed Hex Inverter/Buffer

High-Voltage Types (20-Volt Rating)

■ CD4502B consists of six inverter/ buffers with 3-state outputs. A logic "1" on the OUTPUT DISABLE input produces a high-impedance state in all six outputs. This feature permits common busing of the outputs, thus simplifying system design. A Logic "1" on the INH1BIT input switches all six outputs to logic "0" if the OUTPUT DISABLE input is a logic "0". This device is capable of driving two standard TTL loads, which is equivalent to six times the JEDEC "B"-series IOL standard.

The CD4502B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix). This device is similar to the MC14502.

Features:


- 2 TTL-load output drive capability
- 3-state outputs
- Common output-disable control
- Inhibit control
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Noise margin (full package-temperature range) =


1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V


2.5 V at VDD = 15 V

Applications:

- 3-state hex inverter for interfacing IC's with data buses
- COS/MOS to TTL hex buffer








Qn

1

0


0

Ζ




COMMERCIAL CMOS HIGH VOLTAGE ICS

3



LEAD TEMPERATURE (DURING SOLDERING):



TAO

TERMINAL ASSIGNMENT

9205-25128

3-235

CD4502B Types

INHIBIT 12

DL-

DISABLE


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CUARACTERISTIC	LIM	UNITS		
CHARACTERISTIC	Min.	Max.	UNITS	
Supply-Voltage Range (For TA = Full Package- Temperature Range)	3	18	v	

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	Vo (V)	VIN	VDD (V)					+25			
		(V)		-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.		0,5	5	1	1	30	30	-	0.02	1	μΑ
	·	0,10	10	2	2	60	60	-	0.02	2	
	-	0,15	15	4	4	120	120	-	0.02	4	
		0,20	20	20	20	600	600	-	0.04	20	
Output Low	0,4	0,5	5	3.84	3.66	2.52	2.16	3.06	6	1 <u>-</u>	
(Sink) Current IOL Min,	0.5	0,10	10	9.6	9	6.6	5.4	7.8	15.6	- ,	
	1,5	0,15	15	25.2	24	16.8	14.4	20.4	40.8	-	mA
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	-	
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage: Low-Level, VOL Max.	-	0,5	5	0.05				-	0.	0.05	
	-	0,10	10	0.05			-	0	0.05		
	_	0,15	15	0.05			-	0	0.05		
Output Voltage: High-Level, VOH Min.	_	0,5	5	4.95 4.95 5				-]		
		0,10	10	9.95			9.95	10			
	-	0,15	15	14.95			14.95	15	-		
Input Low Voltage, VIL Max.	0.5, 4.5	-	5	1.5			-	-	1.5	v	
	1, 9	-	10	3				-	-		3
	1.5, 13.5	- 1	15	4				-			4
Input High Voltage, VIH Min.	4.5	-	5	3.5			3.5	-	[]		
	9	-	10	7				7			_ <u> </u>
	13.5	-	15	11			11				
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ
3-State Output Leakage Current	0,18	0,18	18	±0.4	±0.4	±12	±12		±104	±0.4	μΑ



į

Fig.8 - Typical transition time as a function of load capacitance.





Fig.9 - Typical propagation-delay time as a function of load capacitance.



INPUT FREQUENCY (T_1-MIX 92CS-20146

Fig.7 — Typical power dissipation as a function of input frequency.




Fig. 10 - Power-dissipation test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 K Ω Unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS		LIMITS		UNITS
GIANACIENISIIC		V _{DD} (V)	ТҮР	MAX	UNITS
Data or Inhibit Delay Times: High to Low, tp _{HL}		5 10 15	135 60 40	270 120 80	
Low to High, tpLH		5 10 15	190 90 65	380 180 130	ns
Disable Delay Times: RL=1 KΩ Output High to High Impedance, tPHZ		5 10 15	60 40 30	120 80 60	
High-Impedance to Output High, tPZH		5 10 15	110 50 40	220 100 80	ns
Output Low to High Impedance, tpLZ	- See Fig. 14	5 10 15	125 65 55	250 130 110	113
High Impedance to Output Low, tPZL		5 10 15	125 55 40	250 110 80	
Transition Times: Low to High, t _{TLH}		5 10 15	100 50 40	200 100 80	
High to Low, tTHL		5 10 15	60 30 20	120 60 40	ns
Input Capacitance, CIN	Any I	nput	5	7.5	рF
Output Capacitance, COUT	1		7-8	15	pF




Fig. 14 - Disable delay times test circuit and waveforms.





Fig. 11 - Quiescent-device-current test circuit.



92C5-27441R

Fig. 12 - Input-voltage test circuit.






Fig. 13 - Input leakage current test circuit.

ò Ю 20 30 60 70 80 90 40 50 83 80 14 12 🖂 🕕 15 .13 70 60-10 9 50 80-88 (2.032-2.235) 40 30 20 10 C 4 5 hri 3 TUOUTUOUTI 0 4-10 (0.102-0.254) 87-95 (2.210-2.413) 92CM-35230

Dimensions and Pad Layout for CD4502BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch.)

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated