EXAS **NSTRUMENTS**

Data sheet acquired from Harris Semiconductor

CMOS Dual 4-Bit Latch

High-Voltage Types (20-Volt Rating)

 CD4508B dual 4-bit latch contains two identical 4-bit latches with separate STROBE, RESET, and OUTPUT DISABLE controls. With the STROBE line in the high state, the data on the "D" inputs appear at the corresponding "Q" outputs provided the DISABLE line is in the low state. Changing the STROBE line to the low state locks the data into the latch. A high on the reset line forces the outputs to a low level regardless of the state of the STROBE input. The outputs are forced to the high-impedance state for bus line applications by a high level on the DISABLE input.

The CD4508B types are supplied in the 24lead dual-in-line ceramic packages (D and F suffixes), 24-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

The CD4508B is similar to industry type MC14508.

Features:

- Two independent 4-bit latches
- Individual master reset for each 4-bit latch
- 3-state outputs with high-impedance state for bus line applications
- Medium-speed operation: $t_{PHL} = t_{PLH} = 70 \text{ ns}$ (typ.) at $V_{DD} = 10 \text{ V}$ and $C_L = 50 \text{ pF}$
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V

2.5 V at VDD = 15 V

 Meets all requirements of JEDEC Tentative Standard No. 13B,"Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:

- Buffer storage
- Holding registers
- Data storage and multiplexing


MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to VDD +0.5V POWER DISSIPATION PER PACKAGE (PD): For TA = -55°C to +100°C For T_A = +100°C to +125°C...... Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR STORAGE TEMPERATURE RANGE (Tstg).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

RECOMMENDED OPERATING CONDITIONS at TA = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	V _{DD}	LIMITS			
CHARACTERISTIC	(V)	Min.	Max.	UNITS	
Supply-Voltage Range (For TA = Full Package- Temperature Range)		3	18	V	
	5	200	_		
Reset Pulse Width, tW(R)	10	140	_		
	15	100	_	j	
	5	140	_]	
Strobe Pulse Width, tW(st)	10	80	-		
	15	70]	
	5	50	_	ns	
Setup Time, t _{SU}	10	30	-	ł	
	15	20	_		
	5	0	_] .	
Hold Time, tH	10	0	-		
	15	0	_		



CD4508B Types



- Typical output low (sink) current characteristics.




Fig.3 - Minimum output low (sink) current characteristics.




Fig.4 - Typical output high (source) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)					(°C)	- UNITS	
ISTIC	Vo	VIN	VDD					+25			
	(V)	(V)	·(V)	–55	-40	+85	+125	Min.	Тур.	Max.	out p
Quiescent Device Current, IDD Max.	-	0,5	5	5	5	150	150	+	0.04	, 5	
		0,10	10	10	10	300	300		0.04	10	μΑ
		0,15	15	. 20	20	600	600	; ;	0.04	20	μA
× ,	. – .	.0,20	20	100	100	3000	3000	- '.	0.08	100	1 1
Output Low	0.4	0,5	- 5	0.64	0.61	0.42	0.36	0.51	1 1 1		1 2.50
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	·· –	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	- 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
tOH with:	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		100
Output Voltage:	-	0,5	5		0	.05	n. F	3 <u>22</u> 3	0	0.05	3 - 34
VOL Max.	_	0,10	10	0.05				-	0	0.05	ا کر انجا
	- 1.	0,15	15	0.05				-	0	0.05	v
Output Voltage:		0,5	5	4.95			4.95	5	_	V	
High-Level,	_	0,10	10	9.95			9.95	10	-	1	
VOH Min.		0,15	15	14.95			14.95	15	±(*** s		
Input Low	0.5, 4.5	-	5	1.5			_	_	1.5	*** . **	
Voltage, VIL Max.	1, 9	-	10	3					- 112	3	4 - 44
	1.5,13.5	_	15	4			_	-	4	.,	
Input High Voltage, VIH Min.	0.5, 4.5	_	5	3.5			3.5	-	_	٧	
	1, 9		10	7				7		_	
	1.5,13.5		15	11			11	_	_		
Input Current IJN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10-4	±0.4	μΑ




Fig. 7 — Logic diagram (A-Section), 1 of 4 identical latches with common output disable, reset, and strobe.




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical transition time as a function of load capacitance.




Fig. 6 — Typical propagation delay time as a function of load capacitance (strobe to data out).




Fig. 8 — Typical power dissipation as a function of frequency.

CD4508B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_f, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω , unless otherwise specified.

	TEST	1.0	T		
CHARACTERISTIC	CONDITIONS	VDD	Тур.	MITS Max.	UNITS
		5	100	200	-
Transition Time, tTHL, tTLH		10	50	100	**:
		15	40	80	
	San San				
Minimum Reset Pulse Width, tW(R)	e type for all of	5	100	200	ŀ
		10 15	70 50	140	
	 	5			
Minimum Strobe Pulse Width, tW(st)	· ·	10	70 40	140 80	
	1	15	35	70	
		5			
Minimum Setup Time, t _{SU}	ļ	10	25 15	50 30	
		15	10	20	
	· · · · · · · · · · · · · · · · · · ·	5	0	0	
Minimum Hold Time, tH	· .	10	0	١٥	
т,		15	0	١٥	
	<u> </u>	5	130	260	
Propagation Delay Times: tpHL,tpLH		10	70	140	
Strobe to Data Out	. ,	15	50	100	
	· ·	5	105	210	ns
Data In to Data Out	,	10	60	120	
		15	45	90	
		5	90	180	
Reset to Data Out	•	10	50	100	
	}	15	40	80	
		5	90	180	
3-State Propagation Delay Times:		10	50	100	
Output High to High Impedance, tpHZ		15	35	70	
		5	90	180	
High Impedance to Output High, tpZH		10	50	100	
		15	35	70	.1-
		5	90	-180	i sa a san a
Output Low to High Impedance, tpLZ		10	50	100	
- steet con to right improvings, the		15	35	70	
		5	90	180	
High Impedance to Output Low, tp:		10	50	100	
]	15	35	70	
Input Capacitance, CIN	Any Input	_	5	7.5	pF
	1 ' '			2.7	




Fig.9 - Power dissipation test circuit.




Fig. 10 — Quiescent device current test circuit.






Fig. 14 -Input voltage test circuit.



60

Fig. 13 - Input current test circuit.



CD4508B Types




Fig. 14 - Output disable test circuit and waveforms.





Fig. 15 - Bus register.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

Chip dimensions and pad layout for CD4508B.





Fig.16 — Dual multiplexed bus register with function select.



92CM - 29301

TERMINAL ASSIGNMENT

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated