## 查询CD4510B供应商

# TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS071

# CMOS Presettable Up/Down Counters

High-Voltage Types (20-Volt Rating) CD4510B - - - BCD Type

CD4516B --- Binary Type


■ CD4510B Presettable BCD Up/Down Counter and the CD4516 Presettable Binary Up/Down Counter consist of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. These counters can be cleared by a high level on the RESET line, and can be preset to any binary number present on the jam inputs by a high level on the PRESET ENABLE line. The CD4510B will count out of non-BCD counter states in a maximum of two clock pulses in the up mode, and a maximum of four clock pulses in the down mode.

If the CARRY-IN input is held low, the counter advances up or down on each positive-going clock transition. Synchronous cascading is accomplished by connecting all clock inputs in parallel and connecting the CARRY-OUT of a less significant stage to the CARRY-IN of a more significant stage.

The CD4510B and CD4516B can be cascaded in the ripple mode by connecting the CARRY-OUT to the clock of the next stage. If the UP/DOWN input changes during a terminal count, the CARRY-OUT must be gated with the clock, and the UP/DOWN input must change while the clock is high. This method provides a clean clock signal to the subsequent counting stage. (See Fig. 15).

These devices are similar to types MC14510 and MC14516.


The CD4510B and CD4516B Series types are supplied in 16-lead hermetic dual-inline ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).



# CD4510B, CD4516B Types

#### Features:

- Medium-speed operation -f<sub>CL</sub> = 8 MHz typ. at 10 V
- Synchronous internal carry propagation
- Reset and Preset capability
- I00% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range): 1 V at V<sub>DD</sub> = 5 V
  2 V at V<sub>DD</sub> = 10 V
  - 2.5 V at V<sub>DD</sub> = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



### Applications:

- Up/Down difference counting
- Multistage synchronous counting
- Multistage ripple counting
- Synchronous frequency dividers

# OPERATING CONDITIONS AT T<sub>A</sub> = 25°C, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units
Supply Voltage Range (At T <sub>A</sub> = Full Package-Temperature Range)		3	18	V
	5	150		
Clock Pulse Width, t <sub>W</sub>	10	75	-	ns
	15	60	-	
	5	_	2	
Clock Input Frequency, f <sub>CL</sub>	10	-	4	MHz
	15	-	5.5	
	5	150	_	ns
Preset Enable or Reset Removal Time <sup>®</sup>	10	80	-	
	15	60	-	
	5	-	15	
Clock Rise and Fall Time, trCL, trCL *	10 15	-	5 5	μs
	5	130		
Carry-In Setup Time, t <sub>S</sub>	10	60	_	ns
	15	45	_	
	5	360		
Up-Down Setup Time, t <sub>S</sub>	10	160	_	ns
	15	110	-	
		220	_	
Preset Enable or Reset Pulse Width, t <sub>W</sub>	10	100	_ '	ns
	15	75	_	

•Time required after the falling edge of the reset or preset enable inputs before the rising edge of the clock will trigger the counter (similar to setup time).


\*If more than one unit is cascaded in the parallel clocked application, trCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimated capacitive load.

3-249


3


CD4510B Types


MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	. Derate Linearity at 12mW/YC to 200mW
For T <sub>A</sub> = +100°C to +125°C DEVICE DISSIPATION PER OUTPUT TRANSISTOR	. Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	e Types)100mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (AII Package OPERATING-TEMPERATURE RANGE ( $T_A$ )	e Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_{\rm A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package	e Types)





#### Fig.3 - Logic Diagram for CD4510B.











#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS				
	Vo	VIN	VDD					+25						
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.				
Quiescent Device Current, IDD Max.	-	0,5	5	5	5	150	150	-	0.04	5	μA			
	-	0,10	10	10	10	300	300	-	0.04	10				
	_	0,15	15	20	20	600	600	-	0.04	20				
	-	0,20	20	-100	100	3000	3000	-	0.08	100				
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-				
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-				
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA			
(Source) Current,	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-				
	9,5	0,10	10	-1.6	~1.5	-1.1	-0.9	-1.3	-2.6	-				
OH MIN	13.5	0,15	15	4.2	-4	-2.8	-2.4	-3.4	-6.8	-				
Output Voltage:	_	0,5	5		0	.05		-	· 0	0.05				
	_	0,10	10	0.05				-	0	0.05	v			
	_	0,15	15	0.05				-	0	0.05				
Current, IDD Max. Output Low (Sink) Current IOL Min. Output High (Source) Current, IOH Min. Output Voltage: Low-Level, VOL Max. Output Voltage: High-Level, VOH Min. Input Low Voltage, VIL Max. Input High Voltage, VIH Min.	_	0,5	5		4	.95		4.95	5	-	v			
	-	0,10	10		9	.95		9.95	10	-				
VOH Min.	-	0,15	15	14.95 14.95 15					-					
	0.5, 4.5	_	5	1.5 — — 1					1.5					
VIL Max. Input High Voltage,	1, 9		10	3				-	—	3				
	1.5,13.5	-	15			4		-	-	4				
	0.5, 4.5	-	5	3.5				3.5		—				
	1,9	-	10	7				7	-					
	1.5,13.5	-	15	11 11					-					
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μА			






Fig. 16 - Logic Diagram for CD4516B.








Fig. 11 - Quiescent-device-current test circuit.





Fig. 12 – Input-current test circuit.


92CL - 2700482

# CD4510B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, R<sub>L</sub> = 200 k $\Omega$

Characteristic	Condit- ions VDD	Limits All Packages			Units	
·	(V)	Min. Typ.		Max.	1	
Propagation Delay Time (tpHL, tpLH):					1	
	5	- ·	200	400		
Clock-to-Q Output (See Fig. 10)	10		100	200	ns	
	15	<u> </u>	75	150		
Protect on Develop to O Output	5	-	210	420		
Preset or Reset-to-Q Output	10	_	105 80	210 160	ns	
					+	
Clock-to-Carry Out	5 10	-	240 120	480 240		
Clock-to-Carry Out	15	_	90	180	ns	
	5		125	250		
Carry-In-to-Carry Out	10		60	120	ns	
	15	_	50	100	113	
	5		320	640		
Preset or Reset-to-Carry Out	10	_	160	320	ns	
	15	-	125	250		
	5	-	100	200		
Transition Time (t <sub>THL</sub> , t <sub>TLH</sub> ) (See Fig. 9)	10 • •	· _	50	100	ns	
· · · · · · · · · · · · · · · · · · ·	15		40	80		
	5	2	4	-	ł	
Max. Clock Input Frequency (f <sub>CL</sub> )	10	4	8	1 -	MHz	
	15	5.5	11	-	ļ	
Input Capacitance (CIN)		-	5	7.5	pF	
Set-up Time, t <sub>S</sub>	5	25	12	_	† <u>-</u>	
Preset Enable to Jn	10	10	6	-		
	15	10	5			
Hold times, t <sub>H</sub>	5	60	30		i	
Clock to Carry-In	10	30	4			
	15	30	1		ns	
Clock to LIP/Down	5	30	10	—		
Clock to Up/Down	10	30 30	4 5			
					4	
Preset Enable to J <sub>n</sub>	5 10	70 40	35 20	_	1	
	15	40	20		1	









Fig. 14 - Power-dissipation test circuit and input waveform,



X 1 0 PRESET X = DON'T CARE TRUTH TABLE ю 20 40 50 60 70 100 0 30 80 90 π 16 9 50 92- (00 (2.337-2.540) 40 Q 30 20 2 10 ¢. 0 4-10 (0.102-0.254) 97-105 92CS- 27037 RI Dimensions and Pad Layout for CD4510BH. 8083 15 10 9 90 - 98 (2.286- 2.489) 30-111 5-3

3

COMMERCIAL CMOS HIGH VOLTAGE ICS

92CS-27036RI

ACTION

X 0 0 NO COUNT 1 0 0 COUNT UP

0 0 0 COUNT DOWN

PE R

CL CI U/D

'X

5 0 I ×

X х

1

0

х

Dimensions and Pad Layout for CD4516BH.

80-88

4-10





Fig. 17 — Typical 16-channel, 10-bit data acquisition system.

the random access mode by jamming in the channel number at the present inputs, or in the sequential mode by clocking the

CD4516B.



1

i.

è

31

3-254

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated