

■ CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.

54

The CD4522B types are supplied in 16-lead dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Applications:

- Frequency synthesizers
- Phase-locked loops
- Programmable down counters
- Programmable frequency dividers

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (V _{DD})	
Voltages referenced to V _{SS} Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity at 12mW/°C to 200mW
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ DEVICE DISSIPATION PER OUTPUT TRANSISTOR	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	-
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) OPERATING-TEMPERATURE RANGE (T _A)	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) OPERATING-TEMPERATURE RANGE (T _A)	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	




.

1

1

÷






b. Flip-flop detail.


Fig. 1 - Logic diagram for the CD4522B.


RECOMMENDED OPERATING CONDITIONS at T_A = 25^{\circ}C, except as noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTICS	Vpp	LIMITS		UNITS	
	(V)	Min.	Max.]	
Supply-Voltage Range (For T _A = Full Package- Temperature Range		3	18	v	
Pulse Width: Clock, tw(cc)	5 10 15	250 100 80	_	ns	
Preset Enable, tw(cc)	5 10 15	250 100 80		ns	
Master Reset, tw(MR)	5 10 15	350 250 200		ns	
Clock Frequency, fcL	5 10 15		1.5 3.0 4.0	MHz	
Clock Rise and Fall Time trcl, trcl	5 10 15	+	15 15 15	μs	
Preset Enable Set-up Time, tsu	5. 10 15	0 0 0		ns	
Preset Enable Hold Time, t _h	5 10 15	75 25 20		ns	
Master Reset Removal Time, trem	5 10 15	130 50 30		, ns	







÷ ...



CD4522B Types

STATIC ELECTRICAL CHARACTERISTICS

-

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
	Vo	Vin						+25			-
	•• (∀)	(V)	V _{DD} (V)	-55	-40	+85	+125	Min.	Тур.	Max.	1
Quiescent Device	_	0, 5	5	5	5	150	150		0.04	5	
Current, IDD Max.	_	0, 10	10	10	10	300	300		0.04	10	
	_	0, 15	15	20	20	600	600	—	0.04	20	μA
	—	0, 20	20	100	100	3000	3000		0.08	100	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	_	
(Sink) Current	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	
lo∟ Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	·	
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—]
loн Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—	
Output Voltage:	_	0, 5	5	0.05			—	0	0.05		
Low-Level,		0, 10	10	0.05 — 0 0.			0.05				
Vo∟ Max.	—	0, 15	15	0.05 — 0 0.05			0.05				
Output Voltage:	_	0, 5	5	4.95 4.95 5							
High-Level	_	0, 10	10	9.95 9.95 10 —			_				
V _{он} Min.		0, 15	15	14.95 14.95 15 —							
Input low	0.5, 4.5		5		1	.5		_	_	1.5	
Voltage, V _{IL} Max.	1, 9		10		;	3 -		-		3	
	1.5, 13.5		15			4		_		4	
Input High	0.5, 4.5	—	5	3.5 3.5			_				
Voltage, V _{IH} Min.	1, 9		10			7		7			
	1.5, 13.5	—	15		1	1		11		_	
Input Current, I _{IN} Max.		0, 18	· 18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA




Fig. 4 — Typical output high (source) current characteristics.






Fig. 5 — Minimum output high (source) current characteristics.

CD4522B Types

	TEST COI	DITIONS				
CHARACTERISTIC		V _{DD} ⁴ (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time; t _{PHL} , t _{PLH:} Clock to "Q." outputs		5 10 15		550 225 160	1100 450 320	ns
Clock to "0" output		5 10 15	·	420 160 110	710 270 190	ns
Clock inhibit to "Q" outputs		5 10 15	-	270 100 70	540 200 140	ns
Master reset to "Q" outputs		5 10 15		270 100 70	540 200 140	ns
Preset Enable Setup Time, t _{su}		5 10 15		0 0 0	0 0 0	ns
Preset Enable Hold Time, t _h		5 10 15		75 25 20	150 50 40	ns
Master Reset Removal Time, trem		5 10 15		130 50 30	260 100 60	ns
Transition Time, t _{THL} , t _{TLH}	-	5 10 15		100 50 40	200 100 80	ns
Minimum Pulse Width Clock, twicu		5 10 15		125 50 40	250 100 80	ns
Preset Enable, tw(PE)		5 10 15		125 50 40	250 100 80	ns
Master Reset, twime	an a start and a	5 10 15		175 125 100	350 250 200	ns
Max Clock Freq, f _{cL}		5 10 15		3 6 8	1.5 3.0 4.0	мн
Max Clock or Clock Inhibit Rise & Fall Time, t _{TLH} , t _{THL}	1. AC	5 10 15			15 15 15	us
Input Capacitance, Cin	Δην	Input	<u> </u>	5	7.5	pF


200 LO







TERMINAL ASSIGNMENT

3 COMMERCIAL CMOS HIGH VOLTAGE ICs








100 2 2 2

÷1.

Fro	m	То		Denne of N
Stage	Pin	Stage	Pin	Range of N
LSD	"0"	All	PE	LSD < N < MSD
N	"0"	N-1	CF	LSD+1 <n<msd< td=""></n<msd<>
N	"0 ₃ "	N+1	CL	LSD < N < MSD-1


Fig. 10 — 2-Stage Programmable Down Counter (One Cycle)



Fro	m	То		Denne of N
Stage	Pin	Stage	Pin	Range of N
LSD	"0"	All	PE	LSD < N < MSD
N	"0"	N-1	CF	LSD + 1 < N < MSD
N	"03"	N+1	CL	LSD < N < MSD-1



CD4522B Types



Dimensions and pad layout for CD4522BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated