3

CD4536B Types

Data sheet acquired from Harris Semiconductor SCHS083

CMOS Programmable Timer

High-Voltage Types (20-Volt Rating)

■ CD4536B is a programmable timer consisting of 24 ripple-binary counter stages. The salient feature of this device is its flexibility. The device can count from 1 to 2²⁴ or the first 8 stages can be bypassed to allow an output, selectable by a 4-bit code, from any one of the remaining 16 stages. It can be driven by an external clock or an RC oscillator that can be constructed using onchip components. Input IN1 serves as either the external clock input or the input to the on-chip RC oscillator. OUT1 and OUT2 are connection terminals for the external RC components. In addition, an on-chip monostable circuit is provided to allow a variable pulse width output. Various timing functions can be achieved using combinations of these capabilities.

A logic 1 on the 8-BYPASS input enables a bypass of the first 8 stages and makes stage 9 the first counter stage of the last 16 stages. Selection of 1 of 16 outputs is accomplished by the decoder and the BCD inputs A, B, C and D. MONO IN is the timing input for the on-chip monostable oscillator. Grounding of the MONO IN terminal through a resistor of 10K ohms or higher, disables the one-shot circuit and connects the decoder directly to the DECODE OUT terminal. A resistor to VDD and a capacitor to ground from the MONO IN terminal enables the one-shot circuit and controls its pulse width.

A fast test mode is enabled by a logic 1 on 8-BYPASS, SET, and RESET. This mode

Features:

- 24 flip-flop stages —— counts from 2° to 224
- Last 16 stages selectable by BCD select code
- Bypass input allows bypassing first 8 stages
- On-chip RC oscillator provision
- Clock inhibit input
- Schmitt-trigger in clock line permits operation with very long rise and fall times
- On-chip monostable output provision
- Typical f_{CL} = 3 MHz at V_{DD} = 10 V
- Test mode allows fast test sequence
- Set and reset inputs
- Capable of driving two low power TTL loads, one lower-power Schottky load, or two HTL loads over the rated temperature range
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

divides the 24-stage counter into three 8-stage sections to facilitate a fast test sequence.

The CD4536B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

CLOCK INHIBIT INI 8-8YPASS 14 ,7 3 8-8YPASS 14 ,7 3 8-8YPASS 14 ,7 3 WIND STATE OF THE STATE

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	NTS	UNITS	
	Min.	Мах.		
Supply-Voltage Range (For T _A = Full Package Temperature				
Range)	3	18	V	

DECODE OUT SELECTION TABLE

D	С	В	A	NUMBER OF DIVIDER CHA	
				8-BYPASS = 0	8-BYPASS = 1
0	0	0	0	9	1
0	0	0	1	10	2
Q	0	1	0	11.	3
0	0	1	1	12	4
0	1	0	0	13	5
0	1	0	1	. 14	6
0	1	1	0	15	7
0	1	1	1	16	8
1	0	0	0	17	9
1	0	0	1	18	10
1	0	1	0	19	11
1	0	1.	1	20	12
1	1	0	0	21	13
1	1	0	1	22	14
1	1	1	0	23	15
1	1	1	1	24	16

0 = Low Level 1 = High Level

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR

STATIC ELECT	RICAL	CHAR	ACTE	RISTIC	<u>s</u>					N 1	
CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						7 1 7	
	v _o	VIN	V _{DD}						+25		S
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
0	_	0,5	5	5	5	150	150	_	0.04	5	
Quiescent Device	1	0,10	10	10	10	300	300		0.04	10	ц£
Current,	1	0,15	15	20	20,	600	600		0.04	20	
IDD Max.	-	0,20	20	100	100	3000	3000	- ``	0.08	100	. 76
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	· · · · · ·	
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High (Source)	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	m
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	5. 4 5	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		٠
IOH Min!	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5	0.05			-	0	0.05		
Low-Level,	_	.0,10	10	0.05				0	0.05	1	
VOL Max.	- ,	.0,15	15		0	.05			0	0.05	١
Output		0,5	5		4	.95	- 11	4.95	5 5		
Voltage:	-	0,10	10	9.95				9.95	10	40 <u>—</u> 1	
High-Level, V _{OH} Min.		0,15	15	14.95				14.95	15	-	
	0.5,4.5	-	5	1.5			_	_	1.5	\vdash	
Input Low Voltage	1,9	_	10	3			_	-	3		
VIL Max.	1.5,13.5		15	4				_	4	١,	
Input High	0.5,4.5	-	5	3.5			3.5	-	I -	1	
Voltage,	1,9	-	10			7		, 7	,		1
V _{IH} Min.	1.5,13.5	_	15			11		- 11	-	-	1
Input Current		0,18	18	±0.1	±0.1	±1	±1	· - ;	±10 ⁻⁵	±0.1	μ




Fig. 1 — Functional block diagram.




Fig. 2—Typical output low (sink) current characteristics.




Fig. 3—Minimum output low (sink) current characteristics.




Fig. 4—Typical output high (source) current characteristics.




Fig. 5—Minimum output high (source) current characteristics.




Fig.6 - Logic diagram for CD4536B [continued on next page].

NOTE:
$$f \approx \frac{1}{3R_T C_T}$$
, $R_S \approx (5 \Rightarrow 10) \times R_T$




Fig.6 - Logic diagram for CD4536B [continued from previous page].

The companies of the contract of the contract of

•

DYNAMIC ELECTRICAL CHARACTERISTICS, at $T_A=25\,^{\circ}C$, Input t_r , $t_f=20$ ns, $C_L=50$ pF, $R_L=200$ kQ

CHARACTERISTIC Propagation Delay Times: Clock to Q1, 8-Bypass High tpHL, tpLH Clock to Q1, 8-Bypass Low tpHL, tpLH Clock to Q16, TpHL tpLH Clock to Q16, TpHL tpLH Set to Qn, tpHL, tpLH Reset to Qn, tpHL Transition Time, tpHL Minimum Pulse Widths: Clock	VDD (V) 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15	Min.	Typ. 1 0.5 0.35 2.5 0.8 0.6 4 1.5 1 150 75 50 300 125 80 3	Max. 2 1 0.7 5 1.6 1.2 8 3 2 300 150 100 600 250 160	UNITS μs μs ns
Clock to Q1, 8-Bypass High tpHL, tpLH Clock to Q1, 8-Bypass Low tpHL, tpLH Clock to Q16, TpHL tpLH Qn to Qn + 1, tpHL, tpLH Set to Qn, tpLH Reset to Qn, tpHL Transition Time, tTHL, tTLH Minimum Pulse Widths: Clock	10 15 5 10 15 5 10 15 5 10 15 5 10 15		0.5 0.35 2.5 0.8 0.6 4 1.5 1 150 75 50 300 125 80	1 0.7 5 1.6 1.2 8 3 2 300 150 100 600 250 160	μs μs
tpHL, tpLH Clock to Q1, 8-Bypass Low tpHL, tpLH Clock to Q16, TpHL tpLH Qn to Qn + 1, tpHL, tpLH Set to Qn, tpHL Reset to Qn, tpHL Transition Time, tTHL, tTLH Minimum Pulse Widths: Clock	15 5 10 15 5 10 15 5 10 15 5 10 15		0.35 2.5 0.8 0.6 4 1.5 1 150 75 50 300 125 80	0.7 5 1.6 1.2 8 3 2 300 150 100 600 250 160	μs μs
Clock to Q1, 8-Bypass Low tPHL, tPLH Clock to Q16, TPHL tPLH Qn to Qn + 1, tPHL, tPLH Set to Qn, tPLH Reset to Qn, tPHL Transition Time, tTHL, tTLH Minimum Pulse Widths: Clock	5 10 15 5 10 15 5 10 15 5 10 15		2.5 0.8 0.6 4 1.5 1 150 75 50 300 125 80	5 1.6 1.2 8 3 2 300 150 100 600 250 160	μs μs
Clock to Q1, 8-Bypass Low tPHL, tPLH Clock to Q16, TPHL tPLH Qn to Qn + 1, tPHL, tPLH Set to Qn, tPLH Reset to Qn, tPHL Transition Time, tTHL, tTLH Minimum Pulse Widths: Clock	10 15 5 10 15 5 10 15 5 10 15 5 10 15		0.8 0.6 4 1.5 1 150 75 50 300 125 80	1.6 1.2 8 3 2 300 150 100 600 250 160	μs
tpHL, tpLH Clock to Q16, TpHL tpLH Qn to Qn + 1, tpHL, tpLH Set to Qn, tpLH Reset to Qn, tpHL Transition Time, tTHL, tTLH Minimum Pulse Widths: Clock	15 5 10 15 5 10 15 5 10 15		0.6 4 1.5 1 150 75 50 300 125 80	1.2 8 3 2 300 150 100 600 250 160	μs
Clock to Q16, TPHL tPLH Qn to Qn + 1, tPHL, tPLH Set to Qn, tPLH Reset to Qn, tPHL Transition Time, tTHL, tTLH Minimum Pulse Widths: Clock	5 10 15 5 10 15 5 10 15 5		4 1.5 1 150 75 50 300 125 80	8 3 2 300 150 100 600 250 160	μs
Q _n to Q _{n+1} , t _{PHL} , t _{PLH} Set to Q _n , t _{PLH} Reset to Q _n , t _{PHL} Transition Time, t _{THL} , t _{TLH} Minimum Pulse Widths: Clock	10 15 5 10 15 5 10 15 5		1.5 1 150 75 50 300 125 80	3 2 300 150 100 600 250 160	ns
Q _n to Q _{n+1} , tphl, tplh Set to Q _n , tplh Reset to Q _n , tphl Transition Time, tThL, tTLH Minimum Pulse Widths: Clock	15 5 10 15 5 10 15 5		1 150 75 50 300 125 80	2 300 150 100 600 250 160	ns
Set to Q _n , t _{PLH} Reset to Q _n , t _{PHL} Transition Time, t _{THL} , t _{TLH} Minimum Pulse Widths: Clock	5 10 15 5 10 15		150 75 50 300 125 80	300 150 100 600 250 160	ns
Set to Q _n , t _{PLH} Reset to Q _n , t _{PHL} Transition Time, t _{THL} , t _{TLH} Minimum Pulse Widths: Clock	10 15 5 10 15 5		75 50 300 125 80	150 100 600 250 160	
Set to Q _n , t _{PLH} Reset to Q _n , t _{PHL} Transition Time, t _{THL} , t _{TLH} Minimum Pulse Widths: Clock	15 5 10 15 5		300 125 80	100 600 250 160	
Reset to Q _n , t _{PHL} Transition Time, t _{THL} , t _{TLH} Minimum Pulse Widths: Clock	5 10 15 5 10		300 125 80	600 250 160	ns
Reset to Q _n , t _{PHL} Transition Time, t _{THL} , t _{TLH} Minimum Pulse Widths: Clock	10 15 5 10		125 80	250 160	ns
Reset to Q _n , t _{PHL} Transition Time, t _{THL} , t _{TLH} Minimum Pulse Widths: Clock	15 5 10		125 80	250 160	ns
Transition Time, the true of true of true of the true of t	15 5 10	<u>-</u> -	80	160	
Transition Time, the true of true of true of the true of t	10	_	3		i
Transition Time, the true of true of true of the true of t		_		6	
Minimum Pulse Widths: Clock			1 1	2	μS
Minimum Pulse Widths: Clock		_	0.75	1.5	
Minimum Pulse Widths: Clock	5		100	200	
Clock	10:	_	50	100	ns
Clock	15	_	40	80	
And the second s	5		200	400	
And the second s	10	_	75	150	ns
Set	15	_	50	100	
	5		200	400	
The state of the s	10	_	100	200	ns
	15	_	60	120	
Reset	5	_	3	6	
	10	<u> </u>	1	2	μS
	15	_ '	0.75	1.5	Ę.
Minimum Set Recovery Time,	5	_	2.5	5	
	10		1	2	μS
the second of th	15		0.6	1.6	,,,,
Minimum Reset Recovery Time,	5	_	3.5	7	
Aspert of the control	10		1.5	3	μS
	15	_	1	2	,,,,
Maximum Clock Pulse Input	5	0.5	1	_	
Frequency, f _{GL}	10	1.5	3	_	MHz
		2.5	5	_	
Maximum Clock Pulse Input	15				
Rise or Fall Time, t _r , t _f	15 5,10,15	-			μS




Fig. 7—Typical propagation delay time as a function of load capacitance (CLOCK to Ω₁, 8-BYPASS high).




Fig. 8—Typical propagation delay time as a function of load capacitance (CLOCK to Q₁, 8-BYPASS low).




Fig. 9—Typical propagation delay time as a function of load capacitance (CLOCK to Q₁₆, 8-BYPASS high).




Fig. 10—Typical propagation delay time as a function of load capacitance (Q_N to Q_{N+1}).





Fig. 13—Typical RC oscillator frequency deviation as a function of ambient temperature ($R_S=0$).



EXTERNAL CAPACITANCE $(c_X) - pF$ 92CS-32777 Fig. 16—Typical pulse width as a function of external capacitance $(V_{DD} = 10 \text{ V})$.




Fig. 17—Typical pulse width as a function of external capacitance ($V_{DD} = 15 \text{ V}$).




Fig. 11—Typical RC oscillator frequency deviation as a function of supply voltage.




Fig. 14—Typical RC oscillator frequency deviation as a function of ambient temperature (R_S = 120 kΩ).




Fig. 12—Typical RC oscillator frequency deviation as a function of time constant resistance and capacitance.




Fig. 15—Typical pulse width as a function of external capacitance ($V_{DD} = 5 \text{ V}$).

Functional Test Sequence							
Inputs				Outputs	Comments		
In ₁	Set	Reset	8-Bypass	Decode Out Q1 thru Q24	All 24 steps are in Reset mode		
_ 1	0	1	1	0]		
1	1	1	1	0	Counter is in three 8-stage section in parallel mode		
0	1	1	1	0	First "1" to "0" transition of clock		
1 0 - -	1	1	1		255 "1" to "0" transitions are clocked in the counter		
0	1	1 1	1	1	The 255 "1" to "0" transition		
0	0	o	0	1	Counter converted back to 24 stages in series mode Set and Reset must be connected together and simultaneously go from "1" to "0"		
1	0	0	0	1	In Switches to a "1"		
0	0	0	0	0	Counter Ripples from an all "1" state to an all "0" state		

FUNCTIONAL TEST SEQUENCE

Test Function (Figure 23) has been included for the reduction of test time required to exercise all 24 counter stages. This test function divides the counter into three 8-stage sections and 255 counts are

loaded in each of the 8-stage sections in parallel. All flip-flops are now at a "1". The counter is now returned to the normal 24-steps in series configuration. One more pulse is entered into In₁ which will cause the counter to ripple from an all "1" state to an all "0" state.




Fig. 18-Typical transition time as a function of load capacitance.





Fig. 20-Dynamic power dissipation test circuit and waveform.



19 — Typical dynamic power dissipation as a function of input pulse frequency.






Fig. 21—Switching time test circuit.





1 = High Level 0 = Low Level X = Don't Care




Fig. 22-Input waveforms for switching-time test circuit.




Fig. 23-Functional test circuit.




Fig. 24—Input-current test circuit.




Fig. 25-Input-voltage test circuit.




Fig. 26—Quiescent-device current test circuit.

APPLICATIONS




Fig. 27—Time interval configuration using external clock; set and clock inhibit functions.




Fig. 28—Time interval configuration using external clock; reset and output monostable to achieve a pulse output.





Fig. 29—Time interval configuration using onchip RC oscillator and reset input to initiate time interval.






Fig.30 — Application showing use of CD4098B and CD4536B to get decode pulse 8 clock pulses after Reset pulse.





Fig.31 — CD4536B Timing Diagram.

Dimensions and pad layout for CD4536BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated